



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|------------------------|-------------|----------------------|-------------------------|------------------|--|
| 09/467,675 | 12/21/1999 | FU-TAI LIOU | 252103-4540 | 2680 | |
| 7590 01/14/2004 | | | EXAMINER | | |
| J.C. PATENT | | | NADAV, ORI | | |
| 4 VENTURE SUITE-250 | | | ART UNIT PAPER NUMBI | | |
| IRVINE, CA 92618 | | | 2811 | | |
| | | | DATE MAILED: 01/14/2004 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Application No. | | Applicant(s) | KIC- | | | | |
|---|---|--------------------|---|---|--------------|--|--|--|--|
| | | 09/467,675 | | LIOU ET AL. | | | | | |
| Office Action Summary | | Examiner | | Art Unit | Τ | | | | |
| | | ori nadav | | 2811 | | | | | |
| The MAILING DATE of this communication appears on the cover she t with the correspondence address | | | | | | | | | |
| Period for Reply | | | | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | | | | |
| Status 1)⊠ | Responsive to communication(s) filed on 11 N | lovember 2003 | | | | | | | |
| 2a)□ | | s action is non-fi | nal | | | | | | |
| , | •— | | | nepolition as to t | he merits is | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | | | | |
| Disposition of Claims | | | | | | | | | |
| 4)⊠ Claim(s) <u>1-16 and 19-21</u> is/are pending in the application. | | | | | | | | | |
| 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | | | | |
| 5) Claim(s) is/are allowed. | | | | | | | | | |
| 6)⊠ Claim(s) <u>1-16 and 19-21</u> is/are rejected. | | | | | | | | | |
| 7) Claim(s) is/are objected to. | | | | | | | | | |
| 8) Claim(s) are subject to restriction and/or election requirement. Application Papers | | | | | | | | | |
| 9) The specification is objected to by the Examiner. | | | | | | | | | |
| 10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. | | | | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | | | |
| 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner. | | | | | | | | | |
| If approved, corrected drawings are required in reply to this Office action. | | | | | | | | | |
| 12) The oath or declaration is objected to by the Examiner. | | | | | | | | | |
| Priority under 35 U.S.C. §§ 119 and 120 | | | | | | | | | |
| 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). | | | | | | | | | |
| a) ☐ All b) ☐ Some * c) ☐ None of: | | | | | | | | | |
| | 1. Certified copies of the priority documents have been received. | | | | | | | | |
| : | 2. Certified copies of the priority documents have been received in Application No | | | | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | | | |
| 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application). | | | | | | | | | |
| a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. | | | | | | | | | |
| Attachment(s) | | | | | | | | | |
| 2) Notice | e of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) | 5) 🔲 | Interview Summary Notice of Informal P Other: | (PTO-413) Paper No atent Application (PT | | | | | |

Art Unit: 2811

2.

DETAILED ACTION

Claim Rejections - 35 USC ' 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-16 and 19-21 are rejected under 35 U.S.C. 103(a) as

being unpatentable over Swonger (5,663,860) in view of Hwang et al. (5,273,915) and Yamaguchi et al. (6,118,154).

Swonger teaches in figure 4 and related text an ESD protection structure having a silicon sided diode used to protect an internal circuit, the ESD protection structure electrically connected between an input pad 31 (see figure5), 12 and a node 14 and the internal circuit electrically connected to the node, the ESD structure comprising;

an input resistor Rpin including a plurality of resistors 13a, 13b formed over an insulating material layer 42 comprising oxide (figure 6), electrically coupled between the input pad and the node, wherein the resistors 13a, 13b are arranged in parallel connection, and

at least a single sided junction diode 26a formed over the insulating material layer 42, wherein the diode is electrically coupled between one terminal of a corresponding power supply 24 and a node 14.

Application/Cont Number: 09/467,675

Art Unit: 2811

Swonger does not teach forming the device in a single crystal silicon.

Hwang et al. teach forming passive elements, including resistors, vertically and laterally isolated by dielectric material in a single crystal silicon (column 9, lines 1-25). Yamaguchi et al. teach in figure 22 forming a single crystal silicon sided junction diode 38.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form Swonger's device (including the diodes and the resistors) in a single crystal silicon, such that the diodes and the resistors are vertically and laterally isolated by dielectric material, as taught by Hwang et al. and Yamaguchi et al., in order to improve the characteristics of the device and to increase the breakdown voltage of the device. The combination is also motivated by the teachings of Hwang et al. who point out the advantages of using single crystal silicon resistors (column 9, lines 10-16).

Regarding claim 3, Hwang et al. and Yamaguchi et al. teach an SOI. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form Swonger's device on an SOI in order to improve the characteristics and the electrical isolation of the device.

Regarding claims 4 and 10, Swonger and Yamaguchi et al. teach an input buffer electrically coupled between the node and the internal circuit.

Application/Cont Number: 09/467,675

Art Unit: 2811

Regarding claims 7 and 13, Yamaguchi et al. teach a diode comprising a MOS transistor formed over the insulating layer, wherein one of the source/drain regions electrically connects to a gate by a wire line. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form Swonger's diode of MOS transistor in order to provide a diode having improved characteristics by a well-known method.

Regarding claim 8, Swonger teaches junction diodes comprising first and second diodes, electrically connected between the node and one terminal of a first and second power supply, respectively.

Regarding claim 14, Yamaguchi et al. teach in figure 22 first, second and third conductive layers 13, 14, 15 formed over the insulating layer and electrically connecting the resistor between the input and the integrated circuit and the diode to the integrated circuit, respectively. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form first, second and third conductive layers over the insulating layer and electrically connecting the resistor between the input and the integrated circuit and the diode to the integrated circuit, respectively, in Swonger's device in order to operated the device in its intended use. Note that the device would not operate without electrical connections.

Art Unit: 2811

Regarding claim 20, it is conventional to use STI as an isolation structure, of which judicial notice is taken.

Response to Arguments

Applicant's arguments with respect to claims 1-16 and 19-21 have 3. been considered but are moot in view of the new ground(s) of rejection.

Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to Examiner Nadav whose telephone number is (703) 308-8138. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Application/Con

Number: 09/467,675

Art Unit: 2811

Page 6

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**

O.N. January 11, 2004 ORI NADAV
PATENT EXAMINER
TECHNOLOGY CENTER 2800

Di Na